181 lines
5.0 KiB
Plaintext
181 lines
5.0 KiB
Plaintext
/*<simulation_settings>
|
|
<ftestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off VHDLDemo -c AND2Gate --vector_source="/home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/aula01/part2/AND2Gate.vwf" --testbench_file="/home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/aula01/part2/simulation/qsim/AND2Gate.vwf.vht"</ftestbench_cmd>
|
|
<ttestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off VHDLDemo -c AND2Gate --vector_source="/home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/aula01/part2/AND2Gate.vwf" --testbench_file="/home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/aula01/part2/simulation/qsim/AND2Gate.vwf.vht"</ttestbench_cmd>
|
|
<fnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/aula01/part2/simulation/qsim/" VHDLDemo -c AND2Gate</fnetlist_cmd>
|
|
<tnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="/home/tiagorg/repos/uaveiro-leci/1ano/2semestre/lsd/aula01/part2/simulation/qsim/" VHDLDemo -c AND2Gate</tnetlist_cmd>
|
|
<modelsim_script>onerror {exit -code 1}
|
|
vlib work
|
|
vcom -work work AND2Gate.vho
|
|
vcom -work work AND2Gate.vwf.vht
|
|
vsim -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.AND2Gate_vhd_vec_tst
|
|
vcd file -direction VHDLDemo.msim.vcd
|
|
vcd add -internal AND2Gate_vhd_vec_tst/*
|
|
vcd add -internal AND2Gate_vhd_vec_tst/i1/*
|
|
proc simTimestamp {} {
|
|
echo "Simulation time: $::now ps"
|
|
if { [string equal running [runStatus]] } {
|
|
after 2500 simTimestamp
|
|
}
|
|
}
|
|
after 2500 simTimestamp
|
|
run -all
|
|
quit -f
|
|
</modelsim_script>
|
|
<modelsim_script_timing>onerror {exit -code 1}
|
|
vlib work
|
|
vcom -work work AND2Gate.vho
|
|
vcom -work work AND2Gate.vwf.vht
|
|
vsim -novopt -c -t 1ps -sdfmax AND2Gate_vhd_vec_tst/i1=AND2Gate_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.AND2Gate_vhd_vec_tst
|
|
vcd file -direction VHDLDemo.msim.vcd
|
|
vcd add -internal AND2Gate_vhd_vec_tst/*
|
|
vcd add -internal AND2Gate_vhd_vec_tst/i1/*
|
|
proc simTimestamp {} {
|
|
echo "Simulation time: $::now ps"
|
|
if { [string equal running [runStatus]] } {
|
|
after 2500 simTimestamp
|
|
}
|
|
}
|
|
after 2500 simTimestamp
|
|
run -all
|
|
quit -f
|
|
</modelsim_script_timing>
|
|
<hdl_lang>vhdl</hdl_lang>
|
|
</simulation_settings>*/
|
|
/*
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
|
editor if you plan to continue editing the block that represents it in
|
|
the Block Editor! File corruption is VERY likely to occur.
|
|
*/
|
|
|
|
/*
|
|
Copyright (C) 2020 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and any partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
refer to the applicable agreement for further details, at
|
|
https://fpgasoftware.intel.com/eula.
|
|
*/
|
|
|
|
HEADER
|
|
{
|
|
VERSION = 1;
|
|
TIME_UNIT = ns;
|
|
DATA_OFFSET = 0.0;
|
|
DATA_DURATION = 1000.0;
|
|
SIMULATION_TIME = 0.0;
|
|
GRID_PHASE = 0.0;
|
|
GRID_PERIOD = 10.0;
|
|
GRID_DUTY_CYCLE = 50;
|
|
}
|
|
|
|
SIGNAL("inPort0")
|
|
{
|
|
VALUE_TYPE = NINE_LEVEL_BIT;
|
|
SIGNAL_TYPE = SINGLE_BIT;
|
|
WIDTH = 1;
|
|
LSB_INDEX = -1;
|
|
DIRECTION = INPUT;
|
|
PARENT = "";
|
|
}
|
|
|
|
SIGNAL("inPort1")
|
|
{
|
|
VALUE_TYPE = NINE_LEVEL_BIT;
|
|
SIGNAL_TYPE = SINGLE_BIT;
|
|
WIDTH = 1;
|
|
LSB_INDEX = -1;
|
|
DIRECTION = INPUT;
|
|
PARENT = "";
|
|
}
|
|
|
|
SIGNAL("outPort")
|
|
{
|
|
VALUE_TYPE = NINE_LEVEL_BIT;
|
|
SIGNAL_TYPE = SINGLE_BIT;
|
|
WIDTH = 1;
|
|
LSB_INDEX = -1;
|
|
DIRECTION = OUTPUT;
|
|
PARENT = "";
|
|
}
|
|
|
|
TRANSITION_LIST("inPort0")
|
|
{
|
|
NODE
|
|
{
|
|
REPEAT = 1;
|
|
LEVEL 0 FOR 40.0;
|
|
LEVEL 1 FOR 180.0;
|
|
LEVEL 0 FOR 220.0;
|
|
LEVEL 1 FOR 220.0;
|
|
LEVEL 0 FOR 120.0;
|
|
LEVEL 1 FOR 120.0;
|
|
LEVEL 0 FOR 100.0;
|
|
}
|
|
}
|
|
|
|
TRANSITION_LIST("inPort1")
|
|
{
|
|
NODE
|
|
{
|
|
REPEAT = 1;
|
|
LEVEL 0 FOR 280.0;
|
|
LEVEL 1 FOR 80.0;
|
|
LEVEL 0 FOR 140.0;
|
|
LEVEL 1 FOR 120.0;
|
|
LEVEL 0 FOR 100.0;
|
|
LEVEL 1 FOR 220.0;
|
|
LEVEL 0 FOR 60.0;
|
|
}
|
|
}
|
|
|
|
TRANSITION_LIST("outPort")
|
|
{
|
|
NODE
|
|
{
|
|
REPEAT = 1;
|
|
LEVEL X FOR 1000.0;
|
|
}
|
|
}
|
|
|
|
DISPLAY_LINE
|
|
{
|
|
CHANNEL = "inPort0";
|
|
EXPAND_STATUS = COLLAPSED;
|
|
RADIX = Binary;
|
|
TREE_INDEX = 0;
|
|
TREE_LEVEL = 0;
|
|
}
|
|
|
|
DISPLAY_LINE
|
|
{
|
|
CHANNEL = "inPort1";
|
|
EXPAND_STATUS = COLLAPSED;
|
|
RADIX = Binary;
|
|
TREE_INDEX = 1;
|
|
TREE_LEVEL = 0;
|
|
}
|
|
|
|
DISPLAY_LINE
|
|
{
|
|
CHANNEL = "outPort";
|
|
EXPAND_STATUS = COLLAPSED;
|
|
RADIX = Binary;
|
|
TREE_INDEX = 2;
|
|
TREE_LEVEL = 0;
|
|
}
|
|
|
|
TIME_BAR
|
|
{
|
|
TIME = 0;
|
|
MASTER = TRUE;
|
|
}
|
|
;
|