39 lines
663 B
VHDL
39 lines
663 B
VHDL
|
|
|
|
|
|
architecture Structural of Adder4 is
|
|
signal intCarry : std_logic_vector(2 downto 0);
|
|
begin
|
|
bit0 : entity work.FullAdder(Behavioral) port map
|
|
(
|
|
a => a(0),
|
|
b => b(0),
|
|
cin => cin,
|
|
s => s(0),
|
|
cout => intCarry(0)
|
|
);
|
|
bit1 : entity work.FullAdder(Behavioral) port map
|
|
(
|
|
a => a(1),
|
|
b => b(1),
|
|
cin => intCarry(0),
|
|
s => s(1),
|
|
cout => intCarry(1)
|
|
);
|
|
bit2 : entity work.FullAdder(Behavioral) port map
|
|
(
|
|
a => a(2),
|
|
b => b(2),
|
|
cin => intCarry(1),
|
|
s => s(2),
|
|
cout => intCarry(2)
|
|
);
|
|
bit3 : entity work.FullAdder(Behavioral) port map
|
|
(
|
|
a => a(3),
|
|
b => b(3),
|
|
cin => intCarry(2),
|
|
s => s(3),
|
|
cout => cout
|
|
);
|
|
end Structural; |