20 lines
375 B
VHDL
20 lines
375 B
VHDL
library IEEE;
|
|
use IEEE.STD_LOGIC_1164.all;
|
|
|
|
entity Dec2_4EnDemo is
|
|
port
|
|
(
|
|
SW : in std_logic_vector(2 downto 0);
|
|
LEDR : out std_logic_vector(3 downto 0)
|
|
);
|
|
end Dec2_4EnDemo;
|
|
|
|
architecture Shell of Dec2_4EnDemo is
|
|
begin
|
|
system_core : entity work.Dec2_4En(BehavProc)
|
|
port map(
|
|
enable => SW(2),
|
|
inputs => SW(1 downto 0),
|
|
outputs => LEDR(3 downto 0)
|
|
);
|
|
end Shell; |