TiagoRG 1c107c1ca4 LSD: aula01 part1 finished		2023-03-01 12:13:35 +00:00
..
modelsim	LSD: aula01 part1 finished	2023-03-01 12:13:35 +00:00
qsim	LSD aula01 initial commit, base VHDL files, to be finished along the hardware	2023-02-20 22:37:38 +00:00