514 lines
44 KiB
Plaintext
514 lines
44 KiB
Plaintext
Timing Analyzer report for EqCmpDemo
|
|
Tue Mar 7 18:06:07 2023
|
|
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
|
|
|
|
|
|
---------------------
|
|
; Table of Contents ;
|
|
---------------------
|
|
1. Legal Notice
|
|
2. Timing Analyzer Summary
|
|
3. Parallel Compilation
|
|
4. Clocks
|
|
5. Slow 1200mV 85C Model Fmax Summary
|
|
6. Timing Closure Recommendations
|
|
7. Slow 1200mV 85C Model Setup Summary
|
|
8. Slow 1200mV 85C Model Hold Summary
|
|
9. Slow 1200mV 85C Model Recovery Summary
|
|
10. Slow 1200mV 85C Model Removal Summary
|
|
11. Slow 1200mV 85C Model Minimum Pulse Width Summary
|
|
12. Slow 1200mV 85C Model Metastability Summary
|
|
13. Slow 1200mV 0C Model Fmax Summary
|
|
14. Slow 1200mV 0C Model Setup Summary
|
|
15. Slow 1200mV 0C Model Hold Summary
|
|
16. Slow 1200mV 0C Model Recovery Summary
|
|
17. Slow 1200mV 0C Model Removal Summary
|
|
18. Slow 1200mV 0C Model Minimum Pulse Width Summary
|
|
19. Slow 1200mV 0C Model Metastability Summary
|
|
20. Fast 1200mV 0C Model Setup Summary
|
|
21. Fast 1200mV 0C Model Hold Summary
|
|
22. Fast 1200mV 0C Model Recovery Summary
|
|
23. Fast 1200mV 0C Model Removal Summary
|
|
24. Fast 1200mV 0C Model Minimum Pulse Width Summary
|
|
25. Fast 1200mV 0C Model Metastability Summary
|
|
26. Multicorner Timing Analysis Summary
|
|
27. Board Trace Model Assignments
|
|
28. Input Transition Times
|
|
29. Signal Integrity Metrics (Slow 1200mv 0c Model)
|
|
30. Signal Integrity Metrics (Slow 1200mv 85c Model)
|
|
31. Signal Integrity Metrics (Fast 1200mv 0c Model)
|
|
32. Clock Transfers
|
|
33. Report TCCS
|
|
34. Report RSKM
|
|
35. Unconstrained Paths Summary
|
|
36. Unconstrained Input Ports
|
|
37. Unconstrained Output Ports
|
|
38. Unconstrained Input Ports
|
|
39. Unconstrained Output Ports
|
|
40. Timing Analyzer Messages
|
|
|
|
|
|
|
|
----------------
|
|
; Legal Notice ;
|
|
----------------
|
|
Copyright (C) 2020 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and any partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
|
agreement, including, without limitation, that your use is for
|
|
the sole purpose of programming logic devices manufactured by
|
|
Intel and sold by Intel or its authorized distributors. Please
|
|
refer to the applicable agreement for further details, at
|
|
https://fpgasoftware.intel.com/eula.
|
|
|
|
|
|
|
|
+-----------------------------------------------------------------------------+
|
|
; Timing Analyzer Summary ;
|
|
+-----------------------+-----------------------------------------------------+
|
|
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
|
|
; Timing Analyzer ; Legacy Timing Analyzer ;
|
|
; Revision Name ; EqCmpDemo ;
|
|
; Device Family ; Cyclone IV E ;
|
|
; Device Name ; EP4CE115F29C7 ;
|
|
; Timing Models ; Final ;
|
|
; Delay Model ; Combined ;
|
|
; Rise/Fall Delays ; Enabled ;
|
|
+-----------------------+-----------------------------------------------------+
|
|
|
|
|
|
+------------------------------------------+
|
|
; Parallel Compilation ;
|
|
+----------------------------+-------------+
|
|
; Processors ; Number ;
|
|
+----------------------------+-------------+
|
|
; Number detected on machine ; 8 ;
|
|
; Maximum allowed ; 4 ;
|
|
; ; ;
|
|
; Average used ; 1.01 ;
|
|
; Maximum used ; 4 ;
|
|
; ; ;
|
|
; Usage by Processor ; % Time Used ;
|
|
; Processor 1 ; 100.0% ;
|
|
; Processors 2-4 ; 0.2% ;
|
|
+----------------------------+-------------+
|
|
|
|
|
|
----------
|
|
; Clocks ;
|
|
----------
|
|
No clocks to report.
|
|
|
|
|
|
--------------------------------------
|
|
; Slow 1200mV 85C Model Fmax Summary ;
|
|
--------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
----------------------------------
|
|
; Timing Closure Recommendations ;
|
|
----------------------------------
|
|
HTML report is unavailable in plain text report export.
|
|
|
|
|
|
---------------------------------------
|
|
; Slow 1200mV 85C Model Setup Summary ;
|
|
---------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
--------------------------------------
|
|
; Slow 1200mV 85C Model Hold Summary ;
|
|
--------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
------------------------------------------
|
|
; Slow 1200mV 85C Model Recovery Summary ;
|
|
------------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
-----------------------------------------
|
|
; Slow 1200mV 85C Model Removal Summary ;
|
|
-----------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
-----------------------------------------------------
|
|
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
|
|
-----------------------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
-----------------------------------------------
|
|
; Slow 1200mV 85C Model Metastability Summary ;
|
|
-----------------------------------------------
|
|
No synchronizer chains to report.
|
|
|
|
|
|
-------------------------------------
|
|
; Slow 1200mV 0C Model Fmax Summary ;
|
|
-------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
--------------------------------------
|
|
; Slow 1200mV 0C Model Setup Summary ;
|
|
--------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
-------------------------------------
|
|
; Slow 1200mV 0C Model Hold Summary ;
|
|
-------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
-----------------------------------------
|
|
; Slow 1200mV 0C Model Recovery Summary ;
|
|
-----------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
----------------------------------------
|
|
; Slow 1200mV 0C Model Removal Summary ;
|
|
----------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
----------------------------------------------------
|
|
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
|
|
----------------------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
----------------------------------------------
|
|
; Slow 1200mV 0C Model Metastability Summary ;
|
|
----------------------------------------------
|
|
No synchronizer chains to report.
|
|
|
|
|
|
--------------------------------------
|
|
; Fast 1200mV 0C Model Setup Summary ;
|
|
--------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
-------------------------------------
|
|
; Fast 1200mV 0C Model Hold Summary ;
|
|
-------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
-----------------------------------------
|
|
; Fast 1200mV 0C Model Recovery Summary ;
|
|
-----------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
----------------------------------------
|
|
; Fast 1200mV 0C Model Removal Summary ;
|
|
----------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
----------------------------------------------------
|
|
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
|
|
----------------------------------------------------
|
|
No paths to report.
|
|
|
|
|
|
----------------------------------------------
|
|
; Fast 1200mV 0C Model Metastability Summary ;
|
|
----------------------------------------------
|
|
No synchronizer chains to report.
|
|
|
|
|
|
+----------------------------------------------------------------------------+
|
|
; Multicorner Timing Analysis Summary ;
|
|
+------------------+-------+------+----------+---------+---------------------+
|
|
; Clock ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
|
|
+------------------+-------+------+----------+---------+---------------------+
|
|
; Worst-case Slack ; N/A ; N/A ; N/A ; N/A ; N/A ;
|
|
; Design-wide TNS ; 0.0 ; 0.0 ; 0.0 ; 0.0 ; 0.0 ;
|
|
+------------------+-------+------+----------+---------+---------------------+
|
|
|
|
|
|
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
; Board Trace Model Assignments ;
|
|
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
|
|
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
|
|
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
|
|
; LEDG[0] ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; n/a ; n/a ; n/a ;
|
|
; ~ALTERA_DCLK~ ; 3.3-V LVTTL ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; n/a ; n/a ; n/a ;
|
|
; ~ALTERA_nCEO~ ; 2.5 V ; 0 in ; 0 H/in ; 0 F/in ; short ; - ; open ; open ; open ; 0 in ; 0 H/in ; 0 F/in ; short ; open ; open ; open ; 0 V ; - ; n/a ; n/a ; n/a ;
|
|
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
|
|
|
|
|
|
+----------------------------------------------------------------------------+
|
|
; Input Transition Times ;
|
|
+-------------------------+--------------+-----------------+-----------------+
|
|
; Pin ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
|
|
+-------------------------+--------------+-----------------+-----------------+
|
|
; SW[4] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[5] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[1] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[0] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[6] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[7] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[3] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[2] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; AUD_ADCDAT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; CLOCK2_50 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; CLOCK3_50 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; CLOCK_50 ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_INT_N ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_LINK100 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; ENET0_MDIO ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_RX_CLK ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_RX_COL ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_RX_CRS ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_RX_DATA[0] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_RX_DATA[1] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_RX_DATA[2] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_RX_DATA[3] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_RX_DV ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_RX_ER ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET0_TX_CLK ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_INT_N ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_LINK100 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; ENET1_MDIO ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_RX_CLK ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_RX_COL ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_RX_CRS ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_RX_DATA[0] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_RX_DATA[1] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_RX_DATA[2] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_RX_DATA[3] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_RX_DV ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_RX_ER ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENET1_TX_CLK ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; ENETCLK_25 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; FL_RY ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; HSMC_CLKIN0 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; IRDA_RXD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; KEY[0] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; KEY[1] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; KEY[2] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; KEY[3] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; OTG_INT ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; SD_WP_N ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; SMA_CLKIN ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; SW[10] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[11] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[12] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[13] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[14] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[15] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[16] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[17] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[8] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; SW[9] ; 2.5 V ; 2000 ps ; 2000 ps ;
|
|
; TD_CLK27 ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_DATA[0] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_DATA[1] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_DATA[2] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_DATA[3] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_DATA[4] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_DATA[5] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_DATA[6] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_DATA[7] ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_HS ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; TD_VS ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; UART_RTS ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; UART_RXD ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; ~ALTERA_ASDO_DATA1~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
; ~ALTERA_DATA0~ ; 3.3-V LVTTL ; 2640 ps ; 2640 ps ;
|
|
+-------------------------+--------------+-----------------+-----------------+
|
|
|
|
|
|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
; Signal Integrity Metrics (Slow 1200mv 0c Model) ;
|
|
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
|
|
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
|
|
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
|
|
; LEDG[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 4.49e-09 V ; 2.38 V ; -0.00552 V ; 0.096 V ; 0.019 V ; 4.18e-10 s ; 3.59e-10 s ; No ; Yes ; 2.32 V ; 4.49e-09 V ; 2.38 V ; -0.00552 V ; 0.096 V ; 0.019 V ; 4.18e-10 s ; 3.59e-10 s ; No ; Yes ;
|
|
; ~ALTERA_DCLK~ ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 5.73e-09 V ; 3.19 V ; -0.173 V ; 0.151 V ; 0.259 V ; 2.79e-10 s ; 2.42e-10 s ; Yes ; Yes ; 3.08 V ; 5.73e-09 V ; 3.19 V ; -0.173 V ; 0.151 V ; 0.259 V ; 2.79e-10 s ; 2.42e-10 s ; Yes ; Yes ;
|
|
; ~ALTERA_nCEO~ ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 4.18e-09 V ; 2.38 V ; -0.00483 V ; 0.152 V ; 0.012 V ; 4.81e-10 s ; 6.29e-10 s ; Yes ; Yes ; 2.32 V ; 4.18e-09 V ; 2.38 V ; -0.00483 V ; 0.152 V ; 0.012 V ; 4.81e-10 s ; 6.29e-10 s ; Yes ; Yes ;
|
|
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
|
|
|
|
|
|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
; Signal Integrity Metrics (Slow 1200mv 85c Model) ;
|
|
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
|
|
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
|
|
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
|
|
; LEDG[0] ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.92e-07 V ; 2.35 V ; -0.00996 V ; 0.121 V ; 0.03 V ; 4.64e-10 s ; 4.47e-10 s ; Yes ; Yes ; 2.32 V ; 6.92e-07 V ; 2.35 V ; -0.00996 V ; 0.121 V ; 0.03 V ; 4.64e-10 s ; 4.47e-10 s ; Yes ; Yes ;
|
|
; ~ALTERA_DCLK~ ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.08 V ; 6.54e-07 V ; 3.14 V ; -0.115 V ; 0.146 V ; 0.141 V ; 3.07e-10 s ; 3.96e-10 s ; Yes ; No ; 3.08 V ; 6.54e-07 V ; 3.14 V ; -0.115 V ; 0.146 V ; 0.141 V ; 3.07e-10 s ; 3.96e-10 s ; Yes ; No ;
|
|
; ~ALTERA_nCEO~ ; 2.5 V ; 0 s ; 0 s ; 2.32 V ; 6.15e-07 V ; 2.35 V ; -0.00712 V ; 0.093 V ; 0.02 V ; 6.21e-10 s ; 7.9e-10 s ; Yes ; Yes ; 2.32 V ; 6.15e-07 V ; 2.35 V ; -0.00712 V ; 0.093 V ; 0.02 V ; 6.21e-10 s ; 7.9e-10 s ; Yes ; Yes ;
|
|
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
|
|
|
|
|
|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|
; Signal Integrity Metrics (Fast 1200mv 0c Model) ;
|
|
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
|
|
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
|
|
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
|
|
; LEDG[0] ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 4.05e-08 V ; 2.72 V ; -0.0349 V ; 0.173 V ; 0.1 V ; 2.72e-10 s ; 2.69e-10 s ; Yes ; Yes ; 2.62 V ; 4.05e-08 V ; 2.72 V ; -0.0349 V ; 0.173 V ; 0.1 V ; 2.72e-10 s ; 2.69e-10 s ; Yes ; Yes ;
|
|
; ~ALTERA_DCLK~ ; 3.3-V LVTTL ; 0 s ; 0 s ; 3.46 V ; 6.54e-08 V ; 3.66 V ; -0.26 V ; 0.41 V ; 0.32 V ; 1.57e-10 s ; 2.15e-10 s ; No ; Yes ; 3.46 V ; 6.54e-08 V ; 3.66 V ; -0.26 V ; 0.41 V ; 0.32 V ; 1.57e-10 s ; 2.15e-10 s ; No ; Yes ;
|
|
; ~ALTERA_nCEO~ ; 2.5 V ; 0 s ; 0 s ; 2.62 V ; 3.54e-08 V ; 2.7 V ; -0.00943 V ; 0.276 V ; 0.035 V ; 3.19e-10 s ; 4.99e-10 s ; No ; Yes ; 2.62 V ; 3.54e-08 V ; 2.7 V ; -0.00943 V ; 0.276 V ; 0.035 V ; 3.19e-10 s ; 4.99e-10 s ; No ; Yes ;
|
|
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
|
|
|
|
|
|
-------------------
|
|
; Clock Transfers ;
|
|
-------------------
|
|
Nothing to report.
|
|
|
|
|
|
---------------
|
|
; Report TCCS ;
|
|
---------------
|
|
No dedicated SERDES Transmitter circuitry present in device or used in design
|
|
|
|
|
|
---------------
|
|
; Report RSKM ;
|
|
---------------
|
|
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design
|
|
|
|
|
|
+------------------------------------------------+
|
|
; Unconstrained Paths Summary ;
|
|
+---------------------------------+-------+------+
|
|
; Property ; Setup ; Hold ;
|
|
+---------------------------------+-------+------+
|
|
; Illegal Clocks ; 0 ; 0 ;
|
|
; Unconstrained Clocks ; 0 ; 0 ;
|
|
; Unconstrained Input Ports ; 8 ; 8 ;
|
|
; Unconstrained Input Port Paths ; 8 ; 8 ;
|
|
; Unconstrained Output Ports ; 1 ; 1 ;
|
|
; Unconstrained Output Port Paths ; 8 ; 8 ;
|
|
+---------------------------------+-------+------+
|
|
|
|
|
|
+---------------------------------------------------------------------------------------------------+
|
|
; Unconstrained Input Ports ;
|
|
+------------+--------------------------------------------------------------------------------------+
|
|
; Input Port ; Comment ;
|
|
+------------+--------------------------------------------------------------------------------------+
|
|
; SW[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
+------------+--------------------------------------------------------------------------------------+
|
|
|
|
|
|
+-----------------------------------------------------------------------------------------------------+
|
|
; Unconstrained Output Ports ;
|
|
+-------------+---------------------------------------------------------------------------------------+
|
|
; Output Port ; Comment ;
|
|
+-------------+---------------------------------------------------------------------------------------+
|
|
; LEDG[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
+-------------+---------------------------------------------------------------------------------------+
|
|
|
|
|
|
+---------------------------------------------------------------------------------------------------+
|
|
; Unconstrained Input Ports ;
|
|
+------------+--------------------------------------------------------------------------------------+
|
|
; Input Port ; Comment ;
|
|
+------------+--------------------------------------------------------------------------------------+
|
|
; SW[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
; SW[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
+------------+--------------------------------------------------------------------------------------+
|
|
|
|
|
|
+-----------------------------------------------------------------------------------------------------+
|
|
; Unconstrained Output Ports ;
|
|
+-------------+---------------------------------------------------------------------------------------+
|
|
; Output Port ; Comment ;
|
|
+-------------+---------------------------------------------------------------------------------------+
|
|
; LEDG[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
|
|
+-------------+---------------------------------------------------------------------------------------+
|
|
|
|
|
|
+--------------------------+
|
|
; Timing Analyzer Messages ;
|
|
+--------------------------+
|
|
Info: *******************************************************************
|
|
Info: Running Quartus Prime Timing Analyzer
|
|
Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
|
|
Info: Processing started: Tue Mar 7 18:06:06 2023
|
|
Info: Command: quartus_sta EqCmpDemo -c EqCmpDemo
|
|
Info: qsta_default_script.tcl version: #1
|
|
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
|
|
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
|
|
Info (21077): Low junction temperature is 0 degrees C
|
|
Info (21077): High junction temperature is 85 degrees C
|
|
Critical Warning (332012): Synopsys Design Constraints File file not found: 'EqCmpDemo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
|
|
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
|
|
Info (332096): The command derive_clocks did not find any clocks to derive. No clocks were created or changed.
|
|
Warning (332068): No clocks defined in design.
|
|
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
|
|
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
|
|
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
|
|
Info (332159): No clocks to report
|
|
Info: Analyzing Slow 1200mV 85C Model
|
|
Info (332140): No fmax paths to report
|
|
Info (332140): No Setup paths to report
|
|
Info (332140): No Hold paths to report
|
|
Info (332140): No Recovery paths to report
|
|
Info (332140): No Removal paths to report
|
|
Info (332140): No Minimum Pulse Width paths to report
|
|
Info: Analyzing Slow 1200mV 0C Model
|
|
Info (334003): Started post-fitting delay annotation
|
|
Info (334004): Delay annotation completed successfully
|
|
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
|
|
Info (332096): The command derive_clocks did not find any clocks to derive. No clocks were created or changed.
|
|
Warning (332068): No clocks defined in design.
|
|
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
|
|
Info (332140): No fmax paths to report
|
|
Info (332140): No Setup paths to report
|
|
Info (332140): No Hold paths to report
|
|
Info (332140): No Recovery paths to report
|
|
Info (332140): No Removal paths to report
|
|
Info (332140): No Minimum Pulse Width paths to report
|
|
Info: Analyzing Fast 1200mV 0C Model
|
|
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
|
|
Info (332096): The command derive_clocks did not find any clocks to derive. No clocks were created or changed.
|
|
Warning (332068): No clocks defined in design.
|
|
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
|
|
Info (332140): No Setup paths to report
|
|
Info (332140): No Hold paths to report
|
|
Info (332140): No Recovery paths to report
|
|
Info (332140): No Removal paths to report
|
|
Info (332140): No Minimum Pulse Width paths to report
|
|
Info (332102): Design is not fully constrained for setup requirements
|
|
Info (332102): Design is not fully constrained for hold requirements
|
|
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
|
|
Info: Peak virtual memory: 533 megabytes
|
|
Info: Processing ended: Tue Mar 7 18:06:07 2023
|
|
Info: Elapsed time: 00:00:01
|
|
Info: Total CPU time (on all processors): 00:00:01
|
|
|
|
|