TiagoRG
/
uaveiro-leci
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
uaveiro-leci/1ano/2semestre/lsd/pratica02/DisplayDemoVHDL/output_files/DisplayDemoVHDL.sta.summary

6 lines
208 B
Plaintext
Raw Blame History

------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------
------------------------------------------------------------
Reference in New Issue View Git Blame Copy Permalink