TiagoRG
/
uaveiro-leci
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
uaveiro-leci/1ano/2semestre/lsd/pratica02/DisplayDemoVHDL/db
History
TiagoRG cc20f6b529 [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
..
DisplayDemoVHDL.(0).cnf.cdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.(0).cnf.hdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.(1).cnf.cdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.(1).cnf.hdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.(2).cnf.cdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.(2).cnf.hdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.asm.qmsg [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.asm.rdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.asm_labs.ddb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cbx.xml [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cmp.bpm [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cmp.cdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cmp.hdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cmp.idb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cmp.logdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cmp.rdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cmp_merge.kpt [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cycloneive_io_sim_cache.45um_ii_1200mv_0c_slow.hsd [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.cycloneive_io_sim_cache.45um_ii_1200mv_85c_slow.hsd [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.db_info [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.eda.qmsg [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.fit.qmsg [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.hier_info [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.hif [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.lpc.html [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.lpc.rdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.lpc.txt [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map.ammdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map.bpm [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map.cdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map.hdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map.kpt [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map.logdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map.qmsg [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map.rdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map_bb.cdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map_bb.hdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.map_bb.logdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.pre_map.hdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.root_partition.map.reg_db.cdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.routing.rdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.rtlv.hdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.rtlv_sg.cdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.rtlv_sg_swap.cdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.sld_design_entry.sci [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.sld_design_entry_dsc.sci [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.smart_action.txt [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.sta.qmsg [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.sta.rdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.sta_cmp.7_slow_1200mv_85c.tdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.tis_db_list.ddb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.tiscmp.fast_1200mv_0c.ddb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.tiscmp.slow_1200mv_0c.ddb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.tiscmp.slow_1200mv_85c.ddb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.tmw_info [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL.vpr.ammdb [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
DisplayDemoVHDL_partition_pins.json [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00
prev_cmp_DisplayDemoVHDL.qmsg [LSD] DisplayDemo using VHDL finished 2023-03-08 20:58:26 +00:00