231 lines
2.5 KiB
Plaintext
231 lines
2.5 KiB
Plaintext
$comment
|
|
File created using the following command:
|
|
vcd file AdderDemo.msim.vcd -direction
|
|
$end
|
|
$date
|
|
Wed Mar 8 11:38:18 2023
|
|
$end
|
|
$version
|
|
ModelSim Version 2020.1
|
|
$end
|
|
$timescale
|
|
1ps
|
|
$end
|
|
|
|
$scope module adder4_vhd_vec_tst $end
|
|
$var wire 1 ! a [3] $end
|
|
$var wire 1 " a [2] $end
|
|
$var wire 1 # a [1] $end
|
|
$var wire 1 $ a [0] $end
|
|
$var wire 1 % b [3] $end
|
|
$var wire 1 & b [2] $end
|
|
$var wire 1 ' b [1] $end
|
|
$var wire 1 ( b [0] $end
|
|
$var wire 1 ) cin $end
|
|
$var wire 1 * cout $end
|
|
$var wire 1 + s [3] $end
|
|
$var wire 1 , s [2] $end
|
|
$var wire 1 - s [1] $end
|
|
$var wire 1 . s [0] $end
|
|
|
|
$scope module i1 $end
|
|
$var wire 1 / gnd $end
|
|
$var wire 1 0 vcc $end
|
|
$var wire 1 1 unknown $end
|
|
$var wire 1 2 devoe $end
|
|
$var wire 1 3 devclrn $end
|
|
$var wire 1 4 devpor $end
|
|
$var wire 1 5 ww_devoe $end
|
|
$var wire 1 6 ww_devclrn $end
|
|
$var wire 1 7 ww_devpor $end
|
|
$var wire 1 8 ww_a [3] $end
|
|
$var wire 1 9 ww_a [2] $end
|
|
$var wire 1 : ww_a [1] $end
|
|
$var wire 1 ; ww_a [0] $end
|
|
$var wire 1 < ww_b [3] $end
|
|
$var wire 1 = ww_b [2] $end
|
|
$var wire 1 > ww_b [1] $end
|
|
$var wire 1 ? ww_b [0] $end
|
|
$var wire 1 @ ww_cin $end
|
|
$var wire 1 A ww_s [3] $end
|
|
$var wire 1 B ww_s [2] $end
|
|
$var wire 1 C ww_s [1] $end
|
|
$var wire 1 D ww_s [0] $end
|
|
$var wire 1 E ww_cout $end
|
|
$var wire 1 F \s[0]~output_o\ $end
|
|
$var wire 1 G \s[1]~output_o\ $end
|
|
$var wire 1 H \s[2]~output_o\ $end
|
|
$var wire 1 I \s[3]~output_o\ $end
|
|
$var wire 1 J \cout~output_o\ $end
|
|
$var wire 1 K \a[0]~input_o\ $end
|
|
$var wire 1 L \b[0]~input_o\ $end
|
|
$var wire 1 M \cin~input_o\ $end
|
|
$var wire 1 N \bit0|s~0_combout\ $end
|
|
$var wire 1 O \b[1]~input_o\ $end
|
|
$var wire 1 P \a[1]~input_o\ $end
|
|
$var wire 1 Q \bit0|cout~0_combout\ $end
|
|
$var wire 1 R \bit1|s~combout\ $end
|
|
$var wire 1 S \bit1|cout~0_combout\ $end
|
|
$var wire 1 T \a[2]~input_o\ $end
|
|
$var wire 1 U \b[2]~input_o\ $end
|
|
$var wire 1 V \bit2|s~combout\ $end
|
|
$var wire 1 W \bit2|cout~0_combout\ $end
|
|
$var wire 1 X \a[3]~input_o\ $end
|
|
$var wire 1 Y \b[3]~input_o\ $end
|
|
$var wire 1 Z \bit3|s~combout\ $end
|
|
$var wire 1 [ \bit3|cout~0_combout\ $end
|
|
$upscope $end
|
|
$upscope $end
|
|
$enddefinitions $end
|
|
#0
|
|
$dumpvars
|
|
0)
|
|
1*
|
|
0/
|
|
10
|
|
x1
|
|
12
|
|
13
|
|
14
|
|
15
|
|
16
|
|
17
|
|
0@
|
|
1E
|
|
0F
|
|
1G
|
|
1H
|
|
1I
|
|
1J
|
|
1K
|
|
1L
|
|
0M
|
|
0N
|
|
1O
|
|
1P
|
|
1Q
|
|
1R
|
|
1S
|
|
1T
|
|
1U
|
|
1V
|
|
1W
|
|
1X
|
|
1Y
|
|
1Z
|
|
1[
|
|
1!
|
|
1"
|
|
1#
|
|
1$
|
|
1%
|
|
1&
|
|
1'
|
|
1(
|
|
18
|
|
19
|
|
1:
|
|
1;
|
|
1<
|
|
1=
|
|
1>
|
|
1?
|
|
1A
|
|
1B
|
|
1C
|
|
0D
|
|
1+
|
|
1,
|
|
1-
|
|
0.
|
|
$end
|
|
#80000
|
|
0%
|
|
0&
|
|
0'
|
|
0(
|
|
1)
|
|
0?
|
|
0>
|
|
0=
|
|
0<
|
|
1@
|
|
1M
|
|
0Y
|
|
0U
|
|
0O
|
|
0L
|
|
0R
|
|
0V
|
|
0Z
|
|
0I
|
|
0H
|
|
0G
|
|
0A
|
|
0B
|
|
0C
|
|
0-
|
|
0,
|
|
0+
|
|
#160000
|
|
1%
|
|
1&
|
|
0)
|
|
0"
|
|
0$
|
|
1=
|
|
1<
|
|
0@
|
|
0;
|
|
09
|
|
0T
|
|
0K
|
|
0M
|
|
1Y
|
|
1U
|
|
1Z
|
|
0Q
|
|
1R
|
|
0S
|
|
1V
|
|
0W
|
|
1I
|
|
0Z
|
|
1A
|
|
1G
|
|
1+
|
|
1C
|
|
1H
|
|
1-
|
|
1B
|
|
0I
|
|
1,
|
|
0A
|
|
0+
|
|
#240000
|
|
0%
|
|
0&
|
|
0!
|
|
0#
|
|
0=
|
|
0<
|
|
0:
|
|
08
|
|
0X
|
|
0P
|
|
0Y
|
|
0U
|
|
0V
|
|
0R
|
|
0[
|
|
0J
|
|
0G
|
|
0H
|
|
0E
|
|
0C
|
|
0B
|
|
0*
|
|
0-
|
|
0,
|
|
#1000000
|