TiagoRG
/
uaveiro-leci
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
uaveiro-leci/1ano/isd/quartus-projects/Teste/simulation/modelsim/Teste1.sft

2 lines
42 B
Plaintext
Raw Blame History

set tool_name "ModelSim-Altera (Verilog)"
Reference in New Issue View Git Blame Copy Permalink