TiagoRG
/
uaveiro-leci
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Compare commits

base: TiagoRG:ec81a6b4d9a8f9ba53ddec43da6c96c9d414a50d
Branches Tags
TiagoRG:main
TiagoRG:ttb
..
compare: TiagoRG:6d7741ba946a8aab393a9aca05e4018784214d64
Branches Tags
TiagoRG:main
TiagoRG:ttb

No commits in common. "ec81a6b4d9a8f9ba53ddec43da6c96c9d414a50d" and "6d7741ba946a8aab393a9aca05e4018784214d64" have entirely different histories.
ec81a6b4d9 ... 6d7741ba94

9 changed files with 5 additions and 460 deletions
Show Stats Expand all files Collapse all files

27
2ano/2semestre/ac2/aula03/addicional-1.s
View File

@ -1,27 +0,0 @@
.equ ADDR_BASE, 0xBF88
.equ TRISB, 0x6040
.equ PORTB, 0x6050
.equ TRISE, 0x6100
.equ LATE, 0x6120
.data
.text
.globl main
main:
lui $t7, ADDR_BASE
lw $t0, TRISE($t7)
andi $t0, $t0, 0xFFC3
sw $t0, TRISE($t7)
lw $t0, TRISB($t7)
ori $t0, $t0, 0x000F
sw $t0, TRISB($t7)
loop:
lw $t0, PORTB($t7)
sll $t0, $t0, 2
sw $t0, LATE($t7)
j loop

62
2ano/2semestre/ac2/aula03/addicional-2.s
View File

@ -1,62 +0,0 @@
.equ ADDR_BASE, 0xBF88
.equ TRISE, 0x6100
.equ LATE, 0x6120
.equ TRISD, 0x60C0
.equ LATD, 0x60E0
.equ READ_CORE_TIMER, 11
.equ RESET_CORE_TIMER, 12
.data
.text
.globl main
main:
lui $t7, ADDR_BASE
lw $t0, TRISE($t7)
andi $t0, $t0, 0xFFFE
sw $t0, TRISE($t7)
lw $t0, TRISD($t7)
andi $t0, $t0, 0xFFFE
sw $t0, TRISD($t7)
li $t0, 0x0000
loop:
lw $t1, LATE($t7)
andi $t1, $t1, 0xFFFE
or $t1, $t1, $t0
sw $t1, LATE($t7)
lw $t1, LATD($t7)
andi $t1, $t1, 0xFFFE
or $t1, $t1, $t0
sw $t1, LATD($t7)
addi $sp, $sp, -8
sw $ra, 0($sp)
sw $t0, 4($sp)
li $a0, 500
jal delay
lw $ra, 0($sp)
lw $t0, 4($sp)
addi $sp, $sp, 8
xori $t0, $t0, 0x0001
j loop
# ----------- DELAY FUNCTION ------------
delay: li $v0, RESET_CORE_TIMER
syscall
wait: li $v0, READ_CORE_TIMER
syscall
mul $t0, $a0, 20000
blt $v0, $t0, wait
jr $ra

55
2ano/2semestre/ac2/aula03/part2-2.s
View File

@ -1,55 +0,0 @@
.equ ADDR_BASE, 0xBF88
.equ TRISB, 0x6040
.equ PORTB, 0x6050
.equ LATB, 0x6060
.equ TRISC, 0x6080
.equ PORTC, 0x6090
.equ LATC, 0x60A0
.equ TRISD, 0x60C0
.equ PORTD, 0x60D0
.equ LATD, 0x60E0
.equ TRISE, 0x6100
.equ PORTE, 0x6110
.equ LATE, 0x6120
.equ READ_CORE_TIMER, 11
.equ RESET_CORE_TIMER, 12
.data
.text
.globl main
# Mapa de registos
# $t7: endereço base periféricos
# $t0: contador
main:
lui $t7, ADDR_BASE
lw $t0, TRISE($t7)
andi $t0, $t0, 0xFFE1 # 1111 1111 1110 0001 (isola bits 4-1)
sw $t0, TRISE($t7) # Configura RE4-RE1 como output
li $t0, 0 # Iniciar contagem
loop:
lw $t1, LATE($t7)
andi $t1, $t1, 0xFFE1 # 1111 1111 1110 0001 (reset bits 4-1)
sll $t2, $t0, 1 # shift do contador para os bits 4-1
or $t1, $t1, $t2 # merge contador com valor do LATE
sw $t1, LATE($t7) # atualiza valor do LATE
li $v0, RESET_CORE_TIMER
syscall
delay:
li $v0, READ_CORE_TIMER
syscall
move $t6, $v0
blt $t6, 5000000, delay
addiu $t0, $t0, -1 # decrementa o contador
andi $t0, $t0, 0x000F # limita o contador com modulo 16
j loop

69
2ano/2semestre/ac2/aula03/part2-3.s
View File

@ -1,69 +0,0 @@
.equ ADDR_BASE, 0xBF88
.equ TRISB, 0x6040
.equ PORTB, 0x6050
.equ LATB, 0x6060
.equ TRISC, 0x6080
.equ PORTC, 0x6090
.equ LATC, 0x60A0
.equ TRISD, 0x60C0
.equ PORTD, 0x60D0
.equ LATD, 0x60E0
.equ TRISE, 0x6100
.equ PORTE, 0x6110
.equ LATE, 0x6120
.equ READ_CORE_TIMER, 11
.equ RESET_CORE_TIMER, 12
.data
.text
.globl main
# Mapa de registos
# $t7: endereço base periféricos
# $t0: contador
main:
lui $t7, ADDR_BASE
lw $t0, TRISE($t7)
andi $t0, $t0, 0xFFE1 # 1111 1111 1110 0001 (isola bits 4-1)
sw $t0, TRISE($t7) # Configura RE4-RE1 como output
lw $t1, TRISB($t7)
ori $t1, $t1, 0x0008 # 0000 0000 0000 0010 (isola bit 1)
sw $t1, TRISB($t7) # Configura RB3 como input
li $t0, 0 # Iniciar contagem
loop:
lw $t2, LATE($t7)
andi $t2, $t2, 0xFFE1 # 1111 1111 1110 0001 (reset bits 4-1)
sll $t3, $t0, 1 # shift do contador para os bits 4-1
or $t2, $t2, $t3 # merge contador com valor do LATE
sw $t2, LATE($t7) # atualiza valor do LATE
li $v0, RESET_CORE_TIMER
syscall
delay:
li $v0, READ_CORE_TIMER
syscall
move $t6, $v0
blt $t6, 10000000, delay
if:
lw $t2, PORTB($t7)
andi $t2, $t2, 0x0008 # obtem posição do switch 3
beqz $t2, else # incrementa se bit = 1, decrementa de bit = 0
addiu $t0, $t0, 1 # incrementa o contador
j endif
else:
addiu $t0, $t0, -1 # decrementa o contador
endif:
andi $t0, $t0, 0x000F # limita o contador com modulo 16
j loop

77
2ano/2semestre/ac2/aula03/part2-4.s
View File

@ -1,77 +0,0 @@
.equ ADDR_BASE, 0xBF88
.equ TRISB, 0x6040
.equ PORTB, 0x6050
.equ LATB, 0x6060
.equ TRISC, 0x6080
.equ PORTC, 0x6090
.equ LATC, 0x60A0
.equ TRISD, 0x60C0
.equ PORTD, 0x60D0
.equ LATD, 0x60E0
.equ TRISE, 0x6100
.equ PORTE, 0x6110
.equ LATE, 0x6120
.equ READ_CORE_TIMER, 11
.equ RESET_CORE_TIMER, 12
.data
.text
.globl main
# Mapa de registos
# $t7: endereço base periféricos
# $t0: contador
main:
lui $t7, ADDR_BASE
lw $t0, TRISE($t7)
andi $t0, $t0, 0xFFE1 # 1111 1111 1110 0001 (isola bits 4-1)
sw $t0, TRISE($t7) # Configura RE4-RE1 como output
lw $t1, TRISB($t7)
ori $t1, $t1, 0x0002 # 0000 0000 0000 0010 (isola bit 1)
sw $t1, TRISB($t7) # Configura RB1 como input
li $t0, 0x0001 # Iniciar contagem
loop:
lw $t2, LATE($t7)
andi $t2, $t2, 0xFFE1 # 1111 1111 1110 0001 (reset bits 4-1)
sll $t3, $t0, 1 # shift do contador para os bits 4-1
or $t2, $t2, $t3 # merge contador com valor do LATE
sw $t2, LATE($t7) # atualiza valor do LATE
li $v0, RESET_CORE_TIMER
syscall
delay:
li $v0, READ_CORE_TIMER
syscall
move $t6, $v0
blt $t6, 6666666, delay
switch_check:
lw $t2, PORTB($t7)
andi $t2, $t2, 0x0002 # obtem posição do switch 1
beqz $t2, shift_right # shift_left se bit = 1, shift_right de bit = 0
shift_left:
sll $t0, $t0, 1
andi $t5, $t0, 0x000F
bnez $t5, sll_else
li $t0, 0x0001
sll_else:
j switch_end
shift_right:
srl $t0, $t0, 1
bnez $t0, switch_end
li $t0, 0x0008
switch_end:
j loop

49
2ano/2semestre/ac2/aula03/part2-5.s
View File

@ -1,49 +0,0 @@
.equ ADDR_BASE, 0xBF88
.equ TRISE, 0x6100
.equ LATE, 0x6120
.equ READ_CORE_TIMER, 11
.equ RESET_CORE_TIMER, 12
.data
.text
.globl main
# Mapa de registos
# $t7: endereço base periféricos
# $t0: contador
main:
lui $t7, ADDR_BASE
lw $t0, TRISE($t7)
andi $t0, $t0, 0xFFE1 # 1111 1111 1110 0001 (isola bits 4-1)
sw $t0, TRISE($t7) # Configura RE4-RE1 como output
li $t0, 0x0001 # Iniciar contagem
loop:
lw $t1, LATE($t7)
andi $t1, $t1, 0xFFE1 # 1111 1111 1110 0001 (reset bits 4-1)
sll $t2, $t0, 1 # shift do contador para os bits 4-1
or $t1, $t1, $t2 # merge contador com valor do LATE
sw $t1, LATE($t7) # atualiza valor do LATE
li $v0, RESET_CORE_TIMER
syscall
delay:
li $v0, READ_CORE_TIMER
syscall
move $t2, $v0
blt $t2, 13333333, delay
andi $t1, $t1, 0x0010 # isolar bit 4
srl $t1, $t1, 4 # colocar bit na posição menos significativa para o contador
xori $t1, $t1, 0x0001 # negar bit
sll $t0, $t0, 1 # shift left do contador
or $t0, $t0, $t1 # colocar bit lido no contador
j loop

49
2ano/2semestre/ac2/aula03/part2-6.s
View File

@ -1,49 +0,0 @@
.equ ADDR_BASE, 0xBF88
.equ TRISE, 0x6100
.equ LATE, 0x6120
.equ READ_CORE_TIMER, 11
.equ RESET_CORE_TIMER, 12
.data
.text
.globl main
# Mapa de registos
# $t7: endereço base periféricos
# $t0: contador
main:
lui $t7, ADDR_BASE
lw $t0, TRISE($t7)
andi $t0, $t0, 0xFFE1 # 1111 1111 1110 0001 (isola bits 4-1)
sw $t0, TRISE($t7) # Configura RE4-RE1 como output
li $t0, 0x0000 # Iniciar contagem
loop:
lw $t1, LATE($t7)
andi $t1, $t1, 0xFFE1 # 1111 1111 1110 0001 (reset bits 4-1)
sll $t2, $t0, 1 # shift do contador para os bits 4-1
or $t1, $t1, $t2 # merge contador com valor do LATE
sw $t1, LATE($t7) # atualiza valor do LATE
li $v0, RESET_CORE_TIMER
syscall
delay:
li $v0, READ_CORE_TIMER
syscall
move $t2, $v0
blt $t2, 13333333, delay
andi $t1, $t1, 0x0002 # isolar bit 1
sll $t1, $t1, 2 # colocar bit na posição mais significativa para o contador
xori $t1, $t1, 0x0008 # negar bit
srl $t0, $t0, 1 # shift right do contador
or $t0, $t0, $t1 # colocar bit lido no contador
j loop

70
2ano/2semestre/ac2/aula03/part2-7.s
View File

@ -1,70 +0,0 @@
.equ ADDR_BASE, 0xBF88
.equ TRISB, 0x6040
.equ PORTB, 0x6050
.equ TRISE, 0x6100
.equ LATE, 0x6120
.equ READ_CORE_TIMER, 11
.equ RESET_CORE_TIMER, 12
.data
.text
.globl main
# Mapa de registos
# $t7: endereço base periféricos
# $t0: contador
main:
lui $t7, ADDR_BASE
lw $t0, TRISE($t7)
andi $t0, $t0, 0xFFE1 # 1111 1111 1110 0001 (isola bits 4-1)
sw $t0, TRISE($t7) # Configura RE4-RE1 como output
lw $t0, TRISB($t7)
ori $t0, $t0, 0x0004 # 0000 0000 0000 0010 (isola bit 1)
sw $t0, TRISB($t7) # Configura RB1 como input
li $t0, 0x0010 # Iniciar contagem
loop:
lw $t1, LATE($t7)
andi $t1, $t1, 0xFFE1 # 1111 1111 1110 0001 (reset bits 4-1)
sll $t2, $t0, 1 # shift do contador para os bits 4-1
or $t1, $t1, $t2 # merge contador com valor do LATE
sw $t1, LATE($t7) # atualiza valor do LATE
li $v0, RESET_CORE_TIMER
syscall
delay:
li $v0, READ_CORE_TIMER
syscall
move $t2, $v0
blt $t2, 13333333, delay
switch_check:
lw $t2, PORTB($t7)
andi $t2, $t2, 0x0004 # 0000 0000 0000 0100 (isola bit 3)
beqz $t2, move_right # switch3 = 0: move_right, switch3 = 1: move_left
move_left:
andi $t1, $t1, 0x0010 # isolar bit 4
srl $t1, $t1, 4 # colocar bit na posição menos significativa para o contador
xori $t1, $t1, 0x0001 # negar bit
sll $t0, $t0, 1 # shift left do contador
j switch_end
move_right:
andi $t1, $t1, 0x0002 # isolar bit 1
sll $t1, $t1, 2 # colocar bit na posição mais significativa para o contador
xori $t1, $t1, 0x0008 # negar bit
srl $t0, $t0, 1 # shift right do contador
switch_end:
or $t0, $t0, $t1 # colocar bit lido no contador
j loop

3
2ano/2semestre/ac2/aula03/part2-1.s → 2ano/2semestre/ac2/aula03/part2.s
View File

@ -47,6 +47,9 @@ delay:
syscall
move $t6, $v0
# 20,000,000 cycles = 1 second = 1 Hz
# 4,000,000 cycles = 0.2 second = 5 Hz
# 2,000,000 cycles = 0.1 second = 10 Hz
blt $t6, 20000000, delay
addi $t0, $t0, 1 # incrementa o contador