59 lines
3.1 KiB
Plaintext
59 lines
3.1 KiB
Plaintext
|
# -------------------------------------------------------------------------- #
|
||
|
|
#
|
||
|
|
# Copyright (C) 2020 Intel Corporation. All rights reserved.
|
||
|
|
# Your use of Intel Corporation's design tools, logic functions
|
||
|
|
# and other software and tools, and any partner logic
|
||
|
|
# functions, and any output files from any of the foregoing
|
||
|
|
# (including device programming or simulation files), and any
|
||
|
|
# associated documentation or information are expressly subject
|
||
|
|
# to the terms and conditions of the Intel Program License
|
||
|
|
# Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||
|
|
# the Intel FPGA IP License Agreement, or other applicable license
|
||
|
|
# agreement, including, without limitation, that your use is for
|
||
|
|
# the sole purpose of programming logic devices manufactured by
|
||
|
|
# Intel and sold by Intel or its authorized distributors. Please
|
||
|
|
# refer to the applicable agreement for further details, at
|
||
|
|
# https://fpgasoftware.intel.com/eula.
|
||
|
|
#
|
||
|
|
# -------------------------------------------------------------------------- #
|
||
|
|
#
|
||
|
|
# Quartus Prime
|
||
|
|
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
|
||
|
|
# Date created = 12:03:39 November 25, 2022
|
||
|
|
#
|
||
|
|
# -------------------------------------------------------------------------- #
|
||
|
|
#
|
||
|
|
# Notes:
|
||
|
|
#
|
||
|
|
# 1) The default values for assignments are stored in the file:
|
||
|
|
# AdderDemo_assignment_defaults.qdf
|
||
|
|
# If this file doesn't exist, see file:
|
||
|
|
# assignment_defaults.qdf
|
||
|
|
#
|
||
|
|
# 2) Altera recommends that you do not modify this file. This
|
||
|
|
# file is updated automatically by the Quartus Prime software
|
||
|
|
# and any changes you make may be lost or overwritten.
|
||
|
|
#
|
||
|
|
# -------------------------------------------------------------------------- #
|
||
|
|
|
||
|
|
|
||
|
|
set_global_assignment -name FAMILY "Cyclone IV E"
|
||
|
|
set_global_assignment -name DEVICE auto
|
||
|
|
set_global_assignment -name TOP_LEVEL_ENTITY Adder
|
||
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
|
||
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:03:39 NOVEMBER 25, 2022"
|
||
|
|
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
|
||
|
|
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
||
|
|
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
|
||
|
|
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
|
||
|
|
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
|
||
|
|
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
|
||
|
|
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
|
||
|
|
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
|
||
|
|
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
|
||
|
|
set_global_assignment -name BDF_FILE AdderDemo.bdf
|
||
|
|
set_global_assignment -name BDF_FILE Adder.bdf
|
||
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
||
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
||
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
||
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|