TiagoRG
/
uaveiro-leci
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
uaveiro-leci/1ano/1semestre/isd/quartus-projects/MuxDemo/db/MuxDemo.hier_info

156 lines
2.5 KiB
Plaintext
Raw Normal View History

Some quartus projects added
2023-01-11 18:07:46 +00:00
|Mux16_1
Removed Teste and DecoderDemo, modified MuxDemo (not working tho :skull:)
2023-01-25 23:45:44 +00:00
Y <= Mux2_1:inst14.Y
Some quartus projects added
2023-01-11 18:07:46 +00:00
Sel4 => Mux2_1:inst14.S
Sel3 => Mux2_1:inst12.S
Sel3 => Mux2_1:inst13.S
Sel2 => Mux2_1:inst4.S
Sel2 => Mux2_1:inst5.S
Sel2 => Mux2_1:inst10.S
Sel2 => Mux2_1:inst11.S
Sel1 => Mux2_1:inst.S
Sel1 => Mux2_1:inst1.S
Sel1 => Mux2_1:inst2.S
Sel1 => Mux2_1:inst3.S
Sel1 => Mux2_1:inst6.S
Sel1 => Mux2_1:inst7.S
Sel1 => Mux2_1:inst8.S
Sel1 => Mux2_1:inst9.S
I0 => Mux2_1:inst.I0
Removed Teste and DecoderDemo, modified MuxDemo (not working tho :skull:)
2023-01-25 23:45:44 +00:00
I1 => Mux2_1:inst.I1
Some quartus projects added
2023-01-11 18:07:46 +00:00
I2 => Mux2_1:inst1.I0
I3 => Mux2_1:inst1.I1
I4 => Mux2_1:inst2.I0
I5 => Mux2_1:inst2.I1
I6 => Mux2_1:inst3.I0
I7 => Mux2_1:inst3.I1
I8 => Mux2_1:inst6.I0
I9 => Mux2_1:inst6.I1
I10 => Mux2_1:inst7.I0
I11 => Mux2_1:inst7.I1
I12 => Mux2_1:inst8.I0
I13 => Mux2_1:inst8.I1
I14 => Mux2_1:inst9.I0
I15 => Mux2_1:inst9.I1
|Mux16_1|Mux2_1:inst14
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst12
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst4
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst1
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst5
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst2
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst3
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst13
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst10
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst7
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst11
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst8
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0
|Mux16_1|Mux2_1:inst9
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.IN0
S => inst1.IN1
S => inst3.IN0
I0 => inst.IN0