115 lines
3.3 KiB
Plaintext
115 lines
3.3 KiB
Plaintext
|
/*
|
||
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
||
|
editor if you plan to continue editing the block that represents it in
|
||
|
the Block Editor! File corruption is VERY likely to occur.
|
||
|
*/
|
||
|
/*
|
||
|
Copyright (C) 2020 Intel Corporation. All rights reserved.
|
||
|
Your use of Intel Corporation's design tools, logic functions
|
||
|
and other software and tools, and any partner logic
|
||
|
functions, and any output files from any of the foregoing
|
||
|
(including device programming or simulation files), and any
|
||
|
associated documentation or information are expressly subject
|
||
|
to the terms and conditions of the Intel Program License
|
||
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||
|
the Intel FPGA IP License Agreement, or other applicable license
|
||
|
agreement, including, without limitation, that your use is for
|
||
|
the sole purpose of programming logic devices manufactured by
|
||
|
Intel and sold by Intel or its authorized distributors. Please
|
||
|
refer to the applicable agreement for further details, at
|
||
|
https://fpgasoftware.intel.com/eula.
|
||
|
*/
|
||
|
(header "graphic" (version "1.4"))
|
||
|
(pin
|
||
|
(input)
|
||
|
(rect 344 240 512 256)
|
||
|
(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
|
||
|
(text "SW[0]" (rect 5 0 39 13)(font "Intel Clear" ))
|
||
|
(pt 168 8)
|
||
|
(drawing
|
||
|
(line (pt 84 12)(pt 109 12))
|
||
|
(line (pt 84 4)(pt 109 4))
|
||
|
(line (pt 113 8)(pt 168 8))
|
||
|
(line (pt 84 12)(pt 84 4))
|
||
|
(line (pt 109 4)(pt 113 8))
|
||
|
(line (pt 109 12)(pt 113 8))
|
||
|
)
|
||
|
(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
|
||
|
)
|
||
|
(pin
|
||
|
(input)
|
||
|
(rect 344 256 512 272)
|
||
|
(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
|
||
|
(text "SW[1]" (rect 5 0 39 13)(font "Intel Clear" ))
|
||
|
(pt 168 8)
|
||
|
(drawing
|
||
|
(line (pt 84 12)(pt 109 12))
|
||
|
(line (pt 84 4)(pt 109 4))
|
||
|
(line (pt 113 8)(pt 168 8))
|
||
|
(line (pt 84 12)(pt 84 4))
|
||
|
(line (pt 109 4)(pt 113 8))
|
||
|
(line (pt 109 12)(pt 113 8))
|
||
|
)
|
||
|
(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
|
||
|
)
|
||
|
(pin
|
||
|
(output)
|
||
|
(rect 592 248 768 264)
|
||
|
(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
|
||
|
(text "LEDR[0]" (rect 90 0 132 11)(font "Arial" ))
|
||
|
(pt 0 8)
|
||
|
(drawing
|
||
|
(line (pt 0 8)(pt 52 8))
|
||
|
(line (pt 52 4)(pt 78 4))
|
||
|
(line (pt 52 12)(pt 78 12))
|
||
|
(line (pt 52 12)(pt 52 4))
|
||
|
(line (pt 78 4)(pt 82 8))
|
||
|
(line (pt 82 8)(pt 78 12))
|
||
|
(line (pt 78 12)(pt 82 8))
|
||
|
)
|
||
|
)
|
||
|
(symbol
|
||
|
(rect 520 232 584 280)
|
||
|
(text "AND2" (rect 1 0 29 10)(font "Arial" (font_size 6)))
|
||
|
(text "inst" (rect 3 37 21 48)(font "Arial" ))
|
||
|
(port
|
||
|
(pt 0 16)
|
||
|
(input)
|
||
|
(text "IN1" (rect 2 7 23 18)(font "Courier New" (bold))(invisible))
|
||
|
(text "IN1" (rect 2 7 23 18)(font "Courier New" (bold))(invisible))
|
||
|
(line (pt 0 16)(pt 14 16))
|
||
|
)
|
||
|
(port
|
||
|
(pt 0 32)
|
||
|
(input)
|
||
|
(text "IN2" (rect 2 23 23 34)(font "Courier New" (bold))(invisible))
|
||
|
(text "IN2" (rect 2 23 23 34)(font "Courier New" (bold))(invisible))
|
||
|
(line (pt 0 32)(pt 14 32))
|
||
|
)
|
||
|
(port
|
||
|
(pt 64 24)
|
||
|
(output)
|
||
|
(text "OUT" (rect 48 15 69 26)(font "Courier New" (bold))(invisible))
|
||
|
(text "OUT" (rect 48 15 69 26)(font "Courier New" (bold))(invisible))
|
||
|
(line (pt 42 24)(pt 64 24))
|
||
|
)
|
||
|
(drawing
|
||
|
(line (pt 14 12)(pt 30 12))
|
||
|
(line (pt 14 37)(pt 31 37))
|
||
|
(line (pt 14 12)(pt 14 37))
|
||
|
(arc (pt 31 37)(pt 30 12)(rect 18 12 43 37))
|
||
|
)
|
||
|
)
|
||
|
(connector
|
||
|
(pt 512 248)
|
||
|
(pt 520 248)
|
||
|
)
|
||
|
(connector
|
||
|
(pt 512 264)
|
||
|
(pt 520 264)
|
||
|
)
|
||
|
(connector
|
||
|
(pt 584 256)
|
||
|
(pt 592 256)
|
||
|
)
|