uaveiro-leci/1ano/2semestre/lsd/pratica01/part3/LogicTop.bdf

247 lines
6.0 KiB
Plaintext
Raw Normal View History

/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020 Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions
and other software and tools, and any partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Intel Program License
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors. Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
(input)
(rect 264 208 432 224)
(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
(text "SW[0]" (rect 5 0 39 13)(font "Intel Clear" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
)
(pin
(input)
(rect 264 224 432 240)
(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
(text "SW[1]" (rect 5 0 39 13)(font "Intel Clear" ))
(pt 168 8)
(drawing
(line (pt 84 12)(pt 109 12))
(line (pt 84 4)(pt 109 4))
(line (pt 113 8)(pt 168 8))
(line (pt 84 12)(pt 84 4))
(line (pt 109 4)(pt 113 8))
(line (pt 109 12)(pt 113 8))
)
(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
)
(pin
(output)
(rect 608 224 784 240)
(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
(text "LEDR[1]" (rect 90 0 132 13)(font "Intel Clear" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8))
(line (pt 52 4)(pt 78 4))
(line (pt 52 12)(pt 78 12))
(line (pt 52 12)(pt 52 4))
(line (pt 78 4)(pt 82 8))
(line (pt 82 8)(pt 78 12))
(line (pt 78 12)(pt 82 8))
)
)
(pin
(output)
(rect 608 240 784 256)
(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
(text "LEDR[2]" (rect 90 0 132 13)(font "Intel Clear" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8))
(line (pt 52 4)(pt 78 4))
(line (pt 52 12)(pt 78 12))
(line (pt 52 12)(pt 52 4))
(line (pt 78 4)(pt 82 8))
(line (pt 82 8)(pt 78 12))
(line (pt 78 12)(pt 82 8))
)
)
(pin
(output)
(rect 608 208 784 224)
(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
(text "LEDR[0]" (rect 90 0 132 11)(font "Arial" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8))
(line (pt 52 4)(pt 78 4))
(line (pt 52 12)(pt 78 12))
(line (pt 52 12)(pt 52 4))
(line (pt 78 4)(pt 82 8))
(line (pt 82 8)(pt 78 12))
(line (pt 78 12)(pt 82 8))
)
)
(pin
(output)
(rect 608 256 784 272)
(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
(text "LEDR[3]" (rect 90 0 132 13)(font "Intel Clear" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8))
(line (pt 52 4)(pt 78 4))
(line (pt 52 12)(pt 78 12))
(line (pt 52 12)(pt 52 4))
(line (pt 78 4)(pt 82 8))
(line (pt 82 8)(pt 78 12))
(line (pt 78 12)(pt 82 8))
)
)
(pin
(output)
(rect 608 272 784 288)
(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
(text "LEDR[4]" (rect 90 0 132 13)(font "Intel Clear" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8))
(line (pt 52 4)(pt 78 4))
(line (pt 52 12)(pt 78 12))
(line (pt 52 12)(pt 52 4))
(line (pt 78 4)(pt 82 8))
(line (pt 82 8)(pt 78 12))
(line (pt 78 12)(pt 82 8))
)
)
(pin
(output)
(rect 608 288 784 304)
(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
(text "LEDR[5]" (rect 90 0 132 13)(font "Intel Clear" ))
(pt 0 8)
(drawing
(line (pt 0 8)(pt 52 8))
(line (pt 52 4)(pt 78 4))
(line (pt 52 12)(pt 78 12))
(line (pt 52 12)(pt 52 4))
(line (pt 78 4)(pt 82 8))
(line (pt 82 8)(pt 78 12))
(line (pt 78 12)(pt 82 8))
)
)
(symbol
(rect 440 184 600 328)
(text "LogicUnit" (rect 5 0 52 11)(font "Arial" ))
(text "inst" (rect 8 128 26 139)(font "Arial" ))
(port
(pt 0 32)
(input)
(text "input0" (rect 0 0 31 11)(font "Arial" ))
(text "input0" (rect 21 27 52 38)(font "Arial" ))
(line (pt 0 32)(pt 16 32))
)
(port
(pt 0 48)
(input)
(text "input1" (rect 0 0 31 11)(font "Arial" ))
(text "input1" (rect 21 43 52 54)(font "Arial" ))
(line (pt 0 48)(pt 16 48))
)
(port
(pt 160 32)
(output)
(text "invOut" (rect 0 0 33 11)(font "Arial" ))
(text "invOut" (rect 112 27 145 38)(font "Arial" ))
(line (pt 160 32)(pt 144 32))
)
(port
(pt 160 48)
(output)
(text "andOut" (rect 0 0 37 11)(font "Arial" ))
(text "andOut" (rect 108 43 145 54)(font "Arial" ))
(line (pt 160 48)(pt 144 48))
)
(port
(pt 160 64)
(output)
(text "orOut" (rect 0 0 29 11)(font "Arial" ))
(text "orOut" (rect 115 59 144 70)(font "Arial" ))
(line (pt 160 64)(pt 144 64))
)
(port
(pt 160 80)
(output)
(text "xorOut" (rect 0 0 34 11)(font "Arial" ))
(text "xorOut" (rect 111 75 145 86)(font "Arial" ))
(line (pt 160 80)(pt 144 80))
)
(port
(pt 160 96)
(output)
(text "nandOut" (rect 0 0 43 11)(font "Arial" ))
(text "nandOut" (rect 103 91 146 102)(font "Arial" ))
(line (pt 160 96)(pt 144 96))
)
(port
(pt 160 112)
(output)
(text "norOut" (rect 0 0 35 11)(font "Arial" ))
(text "norOut" (rect 110 107 145 118)(font "Arial" ))
(line (pt 160 112)(pt 144 112))
)
(drawing
(rectangle (rect 16 16 144 128))
)
)
(connector
(pt 432 216)
(pt 440 216)
)
(connector
(pt 432 232)
(pt 440 232)
)
(connector
(pt 600 216)
(pt 608 216)
)
(connector
(pt 600 232)
(pt 608 232)
)
(connector
(pt 600 248)
(pt 608 248)
)
(connector
(pt 600 264)
(pt 608 264)
)
(connector
(pt 600 280)
(pt 608 280)
)
(connector
(pt 600 296)
(pt 608 296)
)