TiagoRG
/
uaveiro-leci
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
uaveiro-leci/1ano/2semestre/lsd/pratica03/AdderDemo/simulation/modelsim/AdderDemo.vho

915 lines
26 KiB
Plaintext
Raw Normal View History

[LSD] pratica03 part1 concluded
2023-03-09 16:54:03 +00:00
-- Copyright (C) 2020 Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and any partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors. Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"
-- DATE "03/09/2023 16:51:38"
--
-- Device: Altera EP4CE115F29C7 Package FBGA780
--
--
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
--
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY hard_block IS
PORT (
devoe : IN std_logic;
devclrn : IN std_logic;
devpor : IN std_logic
);
END hard_block;
-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~ => Location: PIN_F4, I/O Standard: 2.5 V, Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~ => Location: PIN_E2, I/O Standard: 2.5 V, Current Strength: Default
-- ~ALTERA_DCLK~ => Location: PIN_P3, I/O Standard: 2.5 V, Current Strength: Default
-- ~ALTERA_DATA0~ => Location: PIN_N7, I/O Standard: 2.5 V, Current Strength: Default
-- ~ALTERA_nCEO~ => Location: PIN_P28, I/O Standard: 2.5 V, Current Strength: 8mA
ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
BEGIN
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY AdderDemo IS
PORT (
LEDR : OUT std_logic_vector(14 DOWNTO 0);
SW : IN std_logic_vector(17 DOWNTO 0);
KEY : IN std_logic_vector(0 DOWNTO 0)
);
END AdderDemo;
-- Design Ports Information
-- LEDR[14] => Location: PIN_F15, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[13] => Location: PIN_H17, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[12] => Location: PIN_J16, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[11] => Location: PIN_H16, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[10] => Location: PIN_J15, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[9] => Location: PIN_G17, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[8] => Location: PIN_J17, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[7] => Location: PIN_H19, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[6] => Location: PIN_J19, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[5] => Location: PIN_E18, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[4] => Location: PIN_F18, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[3] => Location: PIN_F21, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[2] => Location: PIN_E19, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[1] => Location: PIN_F19, I/O Standard: 2.5 V, Current Strength: Default
-- LEDR[0] => Location: PIN_G19, I/O Standard: 2.5 V, Current Strength: Default
-- SW[9] => Location: PIN_AB25, I/O Standard: 2.5 V, Current Strength: Default
-- SW[8] => Location: PIN_AC25, I/O Standard: 2.5 V, Current Strength: Default
-- KEY[0] => Location: PIN_M23, I/O Standard: 2.5 V, Current Strength: Default
-- SW[13] => Location: PIN_AA24, I/O Standard: 2.5 V, Current Strength: Default
-- SW[17] => Location: PIN_Y23, I/O Standard: 2.5 V, Current Strength: Default
-- SW[12] => Location: PIN_AB23, I/O Standard: 2.5 V, Current Strength: Default
-- SW[16] => Location: PIN_Y24, I/O Standard: 2.5 V, Current Strength: Default
-- SW[11] => Location: PIN_AB24, I/O Standard: 2.5 V, Current Strength: Default
-- SW[15] => Location: PIN_AA22, I/O Standard: 2.5 V, Current Strength: Default
-- SW[10] => Location: PIN_AC24, I/O Standard: 2.5 V, Current Strength: Default
-- SW[14] => Location: PIN_AA23, I/O Standard: 2.5 V, Current Strength: Default
-- SW[7] => Location: PIN_AB26, I/O Standard: 2.5 V, Current Strength: Default
-- SW[3] => Location: PIN_AD27, I/O Standard: 2.5 V, Current Strength: Default
-- SW[6] => Location: PIN_AD26, I/O Standard: 2.5 V, Current Strength: Default
-- SW[2] => Location: PIN_AC27, I/O Standard: 2.5 V, Current Strength: Default
-- SW[0] => Location: PIN_AB28, I/O Standard: 2.5 V, Current Strength: Default
-- SW[4] => Location: PIN_AB27, I/O Standard: 2.5 V, Current Strength: Default
-- SW[1] => Location: PIN_AC28, I/O Standard: 2.5 V, Current Strength: Default
-- SW[5] => Location: PIN_AC26, I/O Standard: 2.5 V, Current Strength: Default
ARCHITECTURE structure OF AdderDemo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_LEDR : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(0 DOWNTO 0);
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \AddSub4Demo|Add0~0_combout\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \AddSub4Demo|Add0~1_combout\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \AddSub4Demo|Add0~2_combout\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \AddSub4Demo|Add0~3_combout\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \AddSub4Demo|Add0~5_cout\ : std_logic;
SIGNAL \AddSub4Demo|Add0~7\ : std_logic;
SIGNAL \AddSub4Demo|Add0~9\ : std_logic;
SIGNAL \AddSub4Demo|Add0~11\ : std_logic;
SIGNAL \AddSub4Demo|Add0~13\ : std_logic;
SIGNAL \AddSub4Demo|Add0~14_combout\ : std_logic;
SIGNAL \AddSub4Demo|Add0~12_combout\ : std_logic;
SIGNAL \AddSub4Demo|Add0~10_combout\ : std_logic;
SIGNAL \AddSub4Demo|Add0~8_combout\ : std_logic;
SIGNAL \AddSub4Demo|Add0~6_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \Adder4Demo|bit1|cout~0_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \Adder4Demo|bit2|cout~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \Adder4Demo|bit3|cout~0_combout\ : std_logic;
SIGNAL \Adder4Demo|bit3|s~combout\ : std_logic;
SIGNAL \Adder4Demo|bit2|s~0_combout\ : std_logic;
SIGNAL \Adder4Demo|bit1|s~0_combout\ : std_logic;
SIGNAL \Adder4Demo|bit0|s~0_combout\ : std_logic;
COMPONENT hard_block
PORT (
devoe : IN std_logic;
devclrn : IN std_logic;
devpor : IN std_logic);
END COMPONENT;
BEGIN
LEDR <= ww_LEDR;
ww_SW <= SW;
ww_KEY <= KEY;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
auto_generated_inst : hard_block
PORT MAP (
devoe => ww_devoe,
devclrn => ww_devclrn,
devpor => ww_devpor);
-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \AddSub4Demo|Add0~14_combout\,
devoe => ww_devoe,
o => \LEDR[14]~output_o\);
-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \AddSub4Demo|Add0~12_combout\,
devoe => ww_devoe,
o => \LEDR[13]~output_o\);
-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \AddSub4Demo|Add0~10_combout\,
devoe => ww_devoe,
o => \LEDR[12]~output_o\);
-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \AddSub4Demo|Add0~8_combout\,
devoe => ww_devoe,
o => \LEDR[11]~output_o\);
-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \AddSub4Demo|Add0~6_combout\,
devoe => ww_devoe,
o => \LEDR[10]~output_o\);
-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => GND,
devoe => ww_devoe,
o => \LEDR[9]~output_o\);
-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => GND,
devoe => ww_devoe,
o => \LEDR[8]~output_o\);
-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => GND,
devoe => ww_devoe,
o => \LEDR[7]~output_o\);
-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => GND,
devoe => ww_devoe,
o => \LEDR[6]~output_o\);
-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => GND,
devoe => ww_devoe,
o => \LEDR[5]~output_o\);
-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \Adder4Demo|bit3|cout~0_combout\,
devoe => ww_devoe,
o => \LEDR[4]~output_o\);
-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \Adder4Demo|bit3|s~combout\,
devoe => ww_devoe,
o => \LEDR[3]~output_o\);
-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \Adder4Demo|bit2|s~0_combout\,
devoe => ww_devoe,
o => \LEDR[2]~output_o\);
-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \Adder4Demo|bit1|s~0_combout\,
devoe => ww_devoe,
o => \LEDR[1]~output_o\);
-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
open_drain_output => "false")
-- pragma translate_on
PORT MAP (
i => \Adder4Demo|bit0|s~0_combout\,
devoe => ww_devoe,
o => \LEDR[0]~output_o\);
-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_KEY(0),
o => \KEY[0]~input_o\);
-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(17),
o => \SW[17]~input_o\);
-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(13),
o => \SW[13]~input_o\);
-- Location: LCCOMB_X114_Y13_N8
\AddSub4Demo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~0_combout\ = \SW[13]~input_o\ $ (\KEY[0]~input_o\)
-- pragma translate_off
GENERIC MAP (
lut_mask => "0000111111110000",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
datac => \SW[13]~input_o\,
datad => \KEY[0]~input_o\,
combout => \AddSub4Demo|Add0~0_combout\);
-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(12),
o => \SW[12]~input_o\);
-- Location: LCCOMB_X114_Y13_N10
\AddSub4Demo|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~1_combout\ = \SW[12]~input_o\ $ (\KEY[0]~input_o\)
-- pragma translate_off
GENERIC MAP (
lut_mask => "0011001111001100",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
datab => \SW[12]~input_o\,
datad => \KEY[0]~input_o\,
combout => \AddSub4Demo|Add0~1_combout\);
-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(16),
o => \SW[16]~input_o\);
-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(11),
o => \SW[11]~input_o\);
-- Location: LCCOMB_X114_Y13_N12
\AddSub4Demo|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~2_combout\ = \SW[11]~input_o\ $ (\KEY[0]~input_o\)
-- pragma translate_off
GENERIC MAP (
lut_mask => "0011001111001100",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
datab => \SW[11]~input_o\,
datad => \KEY[0]~input_o\,
combout => \AddSub4Demo|Add0~2_combout\);
-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(15),
o => \SW[15]~input_o\);
-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(10),
o => \SW[10]~input_o\);
-- Location: LCCOMB_X114_Y13_N30
\AddSub4Demo|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~3_combout\ = \SW[10]~input_o\ $ (\KEY[0]~input_o\)
-- pragma translate_off
GENERIC MAP (
lut_mask => "0000111111110000",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
datac => \SW[10]~input_o\,
datad => \KEY[0]~input_o\,
combout => \AddSub4Demo|Add0~3_combout\);
-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(14),
o => \SW[14]~input_o\);
-- Location: LCCOMB_X114_Y13_N18
\AddSub4Demo|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~5_cout\ = CARRY(\KEY[0]~input_o\)
-- pragma translate_off
GENERIC MAP (
lut_mask => "0000000010101010",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
dataa => \KEY[0]~input_o\,
datad => VCC,
cout => \AddSub4Demo|Add0~5_cout\);
-- Location: LCCOMB_X114_Y13_N20
\AddSub4Demo|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~6_combout\ = (\AddSub4Demo|Add0~3_combout\ & ((\SW[14]~input_o\ & (\AddSub4Demo|Add0~5_cout\ & VCC)) # (!\SW[14]~input_o\ & (!\AddSub4Demo|Add0~5_cout\)))) # (!\AddSub4Demo|Add0~3_combout\ & ((\SW[14]~input_o\ &
-- (!\AddSub4Demo|Add0~5_cout\)) # (!\SW[14]~input_o\ & ((\AddSub4Demo|Add0~5_cout\) # (GND)))))
-- \AddSub4Demo|Add0~7\ = CARRY((\AddSub4Demo|Add0~3_combout\ & (!\SW[14]~input_o\ & !\AddSub4Demo|Add0~5_cout\)) # (!\AddSub4Demo|Add0~3_combout\ & ((!\AddSub4Demo|Add0~5_cout\) # (!\SW[14]~input_o\))))
-- pragma translate_off
GENERIC MAP (
lut_mask => "1001011000010111",
sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
dataa => \AddSub4Demo|Add0~3_combout\,
datab => \SW[14]~input_o\,
datad => VCC,
cin => \AddSub4Demo|Add0~5_cout\,
combout => \AddSub4Demo|Add0~6_combout\,
cout => \AddSub4Demo|Add0~7\);
-- Location: LCCOMB_X114_Y13_N22
\AddSub4Demo|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~8_combout\ = ((\AddSub4Demo|Add0~2_combout\ $ (\SW[15]~input_o\ $ (!\AddSub4Demo|Add0~7\)))) # (GND)
-- \AddSub4Demo|Add0~9\ = CARRY((\AddSub4Demo|Add0~2_combout\ & ((\SW[15]~input_o\) # (!\AddSub4Demo|Add0~7\))) # (!\AddSub4Demo|Add0~2_combout\ & (\SW[15]~input_o\ & !\AddSub4Demo|Add0~7\)))
-- pragma translate_off
GENERIC MAP (
lut_mask => "0110100110001110",
sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
dataa => \AddSub4Demo|Add0~2_combout\,
datab => \SW[15]~input_o\,
datad => VCC,
cin => \AddSub4Demo|Add0~7\,
combout => \AddSub4Demo|Add0~8_combout\,
cout => \AddSub4Demo|Add0~9\);
-- Location: LCCOMB_X114_Y13_N24
\AddSub4Demo|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~10_combout\ = (\AddSub4Demo|Add0~1_combout\ & ((\SW[16]~input_o\ & (\AddSub4Demo|Add0~9\ & VCC)) # (!\SW[16]~input_o\ & (!\AddSub4Demo|Add0~9\)))) # (!\AddSub4Demo|Add0~1_combout\ & ((\SW[16]~input_o\ & (!\AddSub4Demo|Add0~9\)) #
-- (!\SW[16]~input_o\ & ((\AddSub4Demo|Add0~9\) # (GND)))))
-- \AddSub4Demo|Add0~11\ = CARRY((\AddSub4Demo|Add0~1_combout\ & (!\SW[16]~input_o\ & !\AddSub4Demo|Add0~9\)) # (!\AddSub4Demo|Add0~1_combout\ & ((!\AddSub4Demo|Add0~9\) # (!\SW[16]~input_o\))))
-- pragma translate_off
GENERIC MAP (
lut_mask => "1001011000010111",
sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
dataa => \AddSub4Demo|Add0~1_combout\,
datab => \SW[16]~input_o\,
datad => VCC,
cin => \AddSub4Demo|Add0~9\,
combout => \AddSub4Demo|Add0~10_combout\,
cout => \AddSub4Demo|Add0~11\);
-- Location: LCCOMB_X114_Y13_N26
\AddSub4Demo|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~12_combout\ = ((\SW[17]~input_o\ $ (\AddSub4Demo|Add0~0_combout\ $ (!\AddSub4Demo|Add0~11\)))) # (GND)
-- \AddSub4Demo|Add0~13\ = CARRY((\SW[17]~input_o\ & ((\AddSub4Demo|Add0~0_combout\) # (!\AddSub4Demo|Add0~11\))) # (!\SW[17]~input_o\ & (\AddSub4Demo|Add0~0_combout\ & !\AddSub4Demo|Add0~11\)))
-- pragma translate_off
GENERIC MAP (
lut_mask => "0110100110001110",
sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
dataa => \SW[17]~input_o\,
datab => \AddSub4Demo|Add0~0_combout\,
datad => VCC,
cin => \AddSub4Demo|Add0~11\,
combout => \AddSub4Demo|Add0~12_combout\,
cout => \AddSub4Demo|Add0~13\);
-- Location: LCCOMB_X114_Y13_N28
\AddSub4Demo|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddSub4Demo|Add0~14_combout\ = \AddSub4Demo|Add0~13\ $ (\KEY[0]~input_o\)
-- pragma translate_off
GENERIC MAP (
lut_mask => "0000111111110000",
sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
datad => \KEY[0]~input_o\,
cin => \AddSub4Demo|Add0~13\,
combout => \AddSub4Demo|Add0~14_combout\);
-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(1),
o => \SW[1]~input_o\);
-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(0),
o => \SW[0]~input_o\);
-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(5),
o => \SW[5]~input_o\);
-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(4),
o => \SW[4]~input_o\);
-- Location: LCCOMB_X114_Y15_N16
\Adder4Demo|bit1|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Adder4Demo|bit1|cout~0_combout\ = (\SW[1]~input_o\ & ((\SW[5]~input_o\) # ((\SW[0]~input_o\ & \SW[4]~input_o\)))) # (!\SW[1]~input_o\ & (\SW[0]~input_o\ & (\SW[5]~input_o\ & \SW[4]~input_o\)))
-- pragma translate_off
GENERIC MAP (
lut_mask => "1110100010100000",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
dataa => \SW[1]~input_o\,
datab => \SW[0]~input_o\,
datac => \SW[5]~input_o\,
datad => \SW[4]~input_o\,
combout => \Adder4Demo|bit1|cout~0_combout\);
-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(6),
o => \SW[6]~input_o\);
-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(2),
o => \SW[2]~input_o\);
-- Location: LCCOMB_X114_Y15_N26
\Adder4Demo|bit2|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Adder4Demo|bit2|cout~0_combout\ = (\Adder4Demo|bit1|cout~0_combout\ & ((\SW[6]~input_o\) # (\SW[2]~input_o\))) # (!\Adder4Demo|bit1|cout~0_combout\ & (\SW[6]~input_o\ & \SW[2]~input_o\))
-- pragma translate_off
GENERIC MAP (
lut_mask => "1111110011000000",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
datab => \Adder4Demo|bit1|cout~0_combout\,
datac => \SW[6]~input_o\,
datad => \SW[2]~input_o\,
combout => \Adder4Demo|bit2|cout~0_combout\);
-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(3),
o => \SW[3]~input_o\);
-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(7),
o => \SW[7]~input_o\);
-- Location: LCCOMB_X114_Y15_N28
\Adder4Demo|bit3|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Adder4Demo|bit3|cout~0_combout\ = (\Adder4Demo|bit2|cout~0_combout\ & ((\SW[3]~input_o\) # (\SW[7]~input_o\))) # (!\Adder4Demo|bit2|cout~0_combout\ & (\SW[3]~input_o\ & \SW[7]~input_o\))
-- pragma translate_off
GENERIC MAP (
lut_mask => "1111101010100000",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
dataa => \Adder4Demo|bit2|cout~0_combout\,
datac => \SW[3]~input_o\,
datad => \SW[7]~input_o\,
combout => \Adder4Demo|bit3|cout~0_combout\);
-- Location: LCCOMB_X114_Y15_N22
\Adder4Demo|bit3|s\ : cycloneive_lcell_comb
-- Equation(s):
-- \Adder4Demo|bit3|s~combout\ = \Adder4Demo|bit2|cout~0_combout\ $ (\SW[3]~input_o\ $ (\SW[7]~input_o\))
-- pragma translate_off
GENERIC MAP (
lut_mask => "1010010101011010",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
dataa => \Adder4Demo|bit2|cout~0_combout\,
datac => \SW[3]~input_o\,
datad => \SW[7]~input_o\,
combout => \Adder4Demo|bit3|s~combout\);
-- Location: LCCOMB_X114_Y15_N24
\Adder4Demo|bit2|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Adder4Demo|bit2|s~0_combout\ = \Adder4Demo|bit1|cout~0_combout\ $ (\SW[6]~input_o\ $ (\SW[2]~input_o\))
-- pragma translate_off
GENERIC MAP (
lut_mask => "1100001100111100",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
datab => \Adder4Demo|bit1|cout~0_combout\,
datac => \SW[6]~input_o\,
datad => \SW[2]~input_o\,
combout => \Adder4Demo|bit2|s~0_combout\);
-- Location: LCCOMB_X114_Y15_N10
\Adder4Demo|bit1|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Adder4Demo|bit1|s~0_combout\ = \SW[1]~input_o\ $ (\SW[5]~input_o\ $ (((\SW[0]~input_o\ & \SW[4]~input_o\))))
-- pragma translate_off
GENERIC MAP (
lut_mask => "1001011001011010",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
dataa => \SW[1]~input_o\,
datab => \SW[0]~input_o\,
datac => \SW[5]~input_o\,
datad => \SW[4]~input_o\,
combout => \Adder4Demo|bit1|s~0_combout\);
-- Location: LCCOMB_X114_Y15_N4
\Adder4Demo|bit0|s~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Adder4Demo|bit0|s~0_combout\ = \SW[0]~input_o\ $ (\SW[4]~input_o\)
-- pragma translate_off
GENERIC MAP (
lut_mask => "0000111111110000",
sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
datac => \SW[0]~input_o\,
datad => \SW[4]~input_o\,
combout => \Adder4Demo|bit0|s~0_combout\);
-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(9),
o => \SW[9]~input_o\);
-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
bus_hold => "false",
simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
i => ww_SW(8),
o => \SW[8]~input_o\);
ww_LEDR(14) <= \LEDR[14]~output_o\;
ww_LEDR(13) <= \LEDR[13]~output_o\;
ww_LEDR(12) <= \LEDR[12]~output_o\;
ww_LEDR(11) <= \LEDR[11]~output_o\;
ww_LEDR(10) <= \LEDR[10]~output_o\;
ww_LEDR(9) <= \LEDR[9]~output_o\;
ww_LEDR(8) <= \LEDR[8]~output_o\;
ww_LEDR(7) <= \LEDR[7]~output_o\;
ww_LEDR(6) <= \LEDR[6]~output_o\;
ww_LEDR(5) <= \LEDR[5]~output_o\;
ww_LEDR(4) <= \LEDR[4]~output_o\;
ww_LEDR(3) <= \LEDR[3]~output_o\;
ww_LEDR(2) <= \LEDR[2]~output_o\;
ww_LEDR(1) <= \LEDR[1]~output_o\;
ww_LEDR(0) <= \LEDR[0]~output_o\;
END structure;