37 lines
807 B
VHDL
37 lines
807 B
VHDL
|
library IEEE;
|
||
|
|
use IEEE.STD_LOGIC_1164.all;
|
||
|
|
use IEEE.NUMERIC_STD.all;
|
||
|
|
|
||
|
|
entity FreqDivider is
|
||
|
|
generic(divFactor : positive := 10);
|
||
|
|
port
|
||
|
|
(
|
||
|
|
clkIn : in std_logic;
|
||
|
|
multi : in positive := 1;
|
||
|
|
clkOut : out std_logic
|
||
|
|
);
|
||
|
|
end FreqDivider;
|
||
|
|
|
||
|
|
architecture Behavioral of FreqDivider is
|
||
|
|
subtype TCounter is natural range 0 to divFactor - 1;
|
||
|
|
signal s_divFactor : positive := 10;
|
||
|
|
signal s_divCounter : TCounter := 0;
|
||
|
|
begin
|
||
|
|
s_divFactor <= divFactor / multi;
|
||
|
|
assert(divFactor >= 2);
|
||
|
|
process(clkIn)
|
||
|
|
begin
|
||
|
|
if (rising_edge(clkIn)) then
|
||
|
|
if (s_divCounter >= (s_divFactor - 1)) then
|
||
|
|
clkOut <= '0';
|
||
|
|
s_divCounter <= 0;
|
||
|
|
else
|
||
|
|
if (s_divCounter = (s_divFactor / 2 - 1)) then
|
||
|
|
clkOut <= '1';
|
||
|
|
end if;
|
||
|
|
s_divCounter <= s_divCounter + 1;
|
||
|
|
end if;
|
||
|
|
end if;
|
||
|
|
end process;
|
||
|
|
end Behavioral;
|