45 lines
1.6 KiB
Plaintext
45 lines
1.6 KiB
Plaintext
|
/*
|
||
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
||
|
|
editor if you plan to continue editing the block that represents it in
|
||
|
|
the Block Editor! File corruption is VERY likely to occur.
|
||
|
|
*/
|
||
|
|
/*
|
||
|
|
Copyright (C) 2020 Intel Corporation. All rights reserved.
|
||
|
|
Your use of Intel Corporation's design tools, logic functions
|
||
|
|
and other software and tools, and any partner logic
|
||
|
|
functions, and any output files from any of the foregoing
|
||
|
|
(including device programming or simulation files), and any
|
||
|
|
associated documentation or information are expressly subject
|
||
|
|
to the terms and conditions of the Intel Program License
|
||
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||
|
|
the Intel FPGA IP License Agreement, or other applicable license
|
||
|
|
agreement, including, without limitation, that your use is for
|
||
|
|
the sole purpose of programming logic devices manufactured by
|
||
|
|
Intel and sold by Intel or its authorized distributors. Please
|
||
|
|
refer to the applicable agreement for further details, at
|
||
|
|
https://fpgasoftware.intel.com/eula.
|
||
|
|
*/
|
||
|
|
(header "symbol" (version "1.1"))
|
||
|
|
(symbol
|
||
|
|
(rect 16 16 160 96)
|
||
|
|
(text "FreqDivider" (rect 5 0 52 12)(font "Arial" ))
|
||
|
|
(text "inst" (rect 8 64 20 76)(font "Arial" ))
|
||
|
|
(port
|
||
|
|
(pt 0 32)
|
||
|
|
(input)
|
||
|
|
(text "clkIn" (rect 0 0 17 12)(font "Arial" ))
|
||
|
|
(text "clkIn" (rect 21 27 38 39)(font "Arial" ))
|
||
|
|
(line (pt 0 32)(pt 16 32)(line_width 1))
|
||
|
|
)
|
||
|
|
(port
|
||
|
|
(pt 144 32)
|
||
|
|
(output)
|
||
|
|
(text "clkOut" (rect 0 0 24 12)(font "Arial" ))
|
||
|
|
(text "clkOut" (rect 99 27 123 39)(font "Arial" ))
|
||
|
|
(line (pt 144 32)(pt 128 32)(line_width 1))
|
||
|
|
)
|
||
|
|
(drawing
|
||
|
|
(rectangle (rect 16 16 128 64)(line_width 1))
|
||
|
|
)
|
||
|
|
)
|