2024-03-01 11:14:12 +00:00
|
|
|
.equ ADDR_BASE, 0xBF88
|
|
|
|
.equ TRISB, 0x6040
|
|
|
|
.equ PORTB, 0x6050
|
|
|
|
.equ LATB, 0x6060
|
|
|
|
.equ TRISC, 0x6080
|
|
|
|
.equ PORTC, 0x6090
|
|
|
|
.equ LATC, 0x60A0
|
|
|
|
.equ TRISD, 0x60C0
|
|
|
|
.equ PORTD, 0x60D0
|
|
|
|
.equ LATD, 0x60E0
|
|
|
|
.equ TRISE, 0x6100
|
|
|
|
.equ PORTE, 0x6110
|
|
|
|
.equ LATE, 0x6120
|
|
|
|
|
2024-03-01 22:31:31 +00:00
|
|
|
.equ READ_CORE_TIMER, 11
|
|
|
|
.equ RESET_CORE_TIMER, 12
|
2024-03-01 11:14:12 +00:00
|
|
|
|
|
|
|
.data
|
|
|
|
.text
|
|
|
|
.globl main
|
|
|
|
|
|
|
|
# Mapa de registos
|
|
|
|
# $t7: endereço base periféricos
|
|
|
|
# $t0: contador
|
|
|
|
|
|
|
|
main:
|
|
|
|
lui $t7, ADDR_BASE
|
|
|
|
|
|
|
|
lw $t0, TRISE($t7)
|
|
|
|
andi $t0, $t0, 0xFFE1 # 1111 1111 1110 0001 (isola bits 4-1)
|
|
|
|
sw $t0, TRISE($t7) # Configura RE4-RE1 como output
|
|
|
|
|
|
|
|
li $t0, 0 # Iniciar contagem
|
|
|
|
|
|
|
|
loop:
|
|
|
|
lw $t1, LATE($t7)
|
|
|
|
andi $t1, $t1, 0xFFE1 # 1111 1111 1110 0001 (reset bits 4-1)
|
|
|
|
sll $t2, $t0, 1 # shift do contador para os bits 4-1
|
|
|
|
or $t1, $t1, $t2 # merge contador com valor do LATE
|
|
|
|
sw $t1, LATE($t7) # atualiza valor do LATE
|
|
|
|
|
|
|
|
li $v0, RESET_CORE_TIMER
|
|
|
|
syscall
|
|
|
|
|
|
|
|
delay:
|
|
|
|
li $v0, READ_CORE_TIMER
|
|
|
|
syscall
|
|
|
|
move $t6, $v0
|
|
|
|
|
|
|
|
blt $t6, 20000000, delay
|
|
|
|
|
|
|
|
addi $t0, $t0, 1 # incrementa o contador
|
|
|
|
andi $t0, $t0, 0x000F # limita o contador com modulo 16
|
|
|
|
j loop
|
|
|
|
|